The Gallium Nitride (GaN) transistors offer the capability of high efficiency at high operation frequency. This paper will discuss the characteristics of enhancement mode and depletion mode GaN transistors; the high frequency GaN converter design considerations include gate driving, reducing dead-time loss, minimizing parasitics inductance, and the three dimension (3D) technology to integrate the active layer with low profile low temperature co-fired ceramic (LTCC) magnetic substrate to achieve high power density. The final demonstrations are two 12 V to 1.2 V conversion integrated point of load (POL) modules: a single-phase10A 800W/in 3 5MHz converter, a two-phase 20 A 1000 W/in 3 5 MHz converter using the depletion mode GaN transistors. These converters offer unmatched power density compared to state-of-the-art industry products and research.
I. INTRODUCTION
The non-isolated POL converters are widely used in computers, telecommunication systems, portable electronics and many other applications. These converters are usually constructed using discrete components, and operated at a lower frequency around 200-600 kHz to achieve a decent efficiency at the middle of 80's %. The passive components such as inductors and capacitors are bulky, and they occupy a considerable foot-print. As the power demands increase for POL converters and the limited real estate of the mother board, the POL converters must be made significantly smaller than they have been demonstrated to date. To achieve these goals two things have to happen simultaneously, one is a significant increase in the switching frequency to reduce the size and weight of the inductors and capacitors. The second is to integrate passive components, especially magnetics, with active components to realize the needed power density [1] - [6] .
Today, this concept has been demonstrated at a level less than 5 A and a power density around 300-700 W/in 3 by using silicon based power semiconductors [7] - [9] . This might address the need of small hand-held equipment such as PDA and smart phone type of applications. It is far from meeting the needs for such applications as netbook, notebook, desktop and server applications where tens and hundreds of amperes are needed.
After 30 years of silicon MOSFET development, the silicon has approached its theoretical limits. However, the GaN transistors have recently emerged as a possible candidate to replace silicon devices in various power conversion applications. GaN transistors are high electron mobility transistor (HEMT) and have higher band-gap, higher electron mobility, and higher electron velocity than silicon devices, offer the potential benefits for high frequency power conversions [10] . By implementing the GaN device, it is possible to build POL converter can achieve high frequency, high power density, and high efficiency at same time.
The objective of this work is to explore the use of GaN transistors to design a high frequency 12 V input POL converters with 3D integration of the output inductor to increase the power density. This works consists of two parts. The first part is the fundamentals of utilizing the GaN transistor in high frequency POL converter design; which will address the characteristics differences between enhancement mode and depletion mode GaN transistors, driving these two types of GaN transistors, and the impact of dead-time loss when using GaN transistor as the synchronous rectifier. The second part will focus on high frequency POL module design, which will address the impact of parasitics on converter performance, and how to minimize the parasitics. A 10 A single phase module and a 20 A two-phase module hardware will be showed at the end of this paper.
II. UTILIZING GAN TRANSISTORS IN HIGH FREQUENCY POL CONVERTER DESIGN

A. Enhancement Mode and Depletion Mode GaN transistors
Currently, there are two types of low voltage GaN transistors available on the market: the enhancement mode GaN transistors from Efficient Power Conversion Corporation (EPC), and the depletion mode GaN transistors from International Rectifier (IR). These two types of GaN transistors share the similar lateral structure and linear grid array (LGA) package as shown in Fig.1 . The most noticeable difference between these two types of devices is that the enhancement mode GaN is a normally off device that requires a positive voltage to turn on [11] , whereas the depletion mode GaN is a normally on device that requires a negative voltage to turn off. The I-V curves of these two devices are shown in Fig.2 . EPC's 40V GaN transistor requires a 5V gate voltage to fully turn on, the threshold voltage is 1.4V. IR's 30V GaN transistor needs a -3.3V to turn off, and the threshold voltage is -2V [12] [13] . 
B. Driving GaN transistors
As shown in Fig.3 , EPC's enhancement mode GaN has a distinct property in the device. Its maximum gate voltage is 6V. An over of this limit will damage the device. This enhancement mode GaN is designed to achieve optimum performance with a gate drive voltage around 5V, which leaves a very tight margin for safe operation. Therefore, a careful gate driving design must be considered to limit the drive overshoot for the enhancement mode GaN transistors. . It has an internal gate drive voltage clamp block to prevent over voltage driving. In the meantime, the turn on resisters are built in the driver to reduce the switching ringing. However, the turn on resisters purposely slow down the switching speed, which limits the maximum operation frequency. IR's depletion mode device has a maximum gate voltage around 5V. It does not encounter the over voltage issue since it is driven on at 0V; there are plenty of margins for tuning on. Therefore, depletion mode GaN devices offer a much safer driving than the enhancement mode GaN devices. As shown in Fig.5 , the depletion mode GaN driver does not need turn on resisters, hence the depletion mode GaN transistor can operate at higher frequency than the enhancement mode GaN transistor. 
C. Dead-Time Loss when Using GaN Transistor as the Synchronous Rectifier
Although the GaN transistors have similar switching characteristics with silicon switches, there are differences between GaN devices and silicon devices. One major difference is that a GaN transistor does not have a build-in body-diode. When implementing both devices as the synchronous rectifiers, they are working in the third quadrant during the dead-time. As shown in Fig.6 , during the deadtime, for a silicon device, the channel is off and only the body-diode conducts the reverse current. The voltage drop between drain to source is the forward voltage of body-diode, which is usually between 0.6V to 0.85V for no load and full load condition respectively. However, for a GaN device, operation in the third quadrant is very different without the body-diode. During the dead-time, the reverse current will first flow from the source to the drain through the output capacitor Cds, and then build a voltage across output capacitor. Because the GaN transistor is the lateral structure device, it can be driven bi-directionally with a gate voltage on either Vgs or Vgd. Therefore, when the voltage between gate and drain is built up to the threshold voltage, the GaN transistor turns on weakly, and the voltage between source and drain is the threshold voltage, which is higher than the silicon device. Furthermore, the dead-time voltage drop is getting worse with current increasing; Fig.6 shows that for EPC's enhancement mode GaN device the voltage drop is 1.4V at no load, and 2.2V at 20A load, which is about 3 times larger than the silicon device. The depletion mode GaN FET has better dead-time performance than the enhancement mode GaN FET. The dead-time voltage of IR's depletion mode GaN device is only 1.35V at 20A as shown in Fig.2 . However, it is still 1.5 times larger than the silicon device.
When implementing the GaN FETs in the POL converter design, the dead-time loss needs to be carefully considered. One method that can reduce the high forward voltage of synchronous GaN FET during the dead-time is by reducing the transition time. By fine-tuning the gate drive waveforms of top and bottom switches, the transition time can be reduced. Furthermore, the top and bottom gate drive signals can be overlapped at where slightly under the threshold voltage, as shown in Fig.7 . In this way, during the dead-time, the actual voltage drop between drain to source is the threshold voltage minus the gate voltage. Since the gate voltage is fine-tuned at slightly below the threshold voltage, the Vds voltage is reduced to about 0.2 to 0.5V depends on the fine-tuned level. Hence, the dead-time loss can be significantly reduced. Although fine-tuning the gate drive signals can reduce the loss, and it is a common method that is adopted by lots of industry companies, there is still concern about the reliability since these two driving signals are so close and the shoot through may occur in circuit. The alternative method that can improve the efficiency but does not have the shoot through concern is paralleling a Schottky diode. In this way, the reverse current flows through the Schottky diode instead of GaN FET channel; therefore, the forward voltage is limited to around 0.3 to 0.5V; and the efficiency can be increased. Fig.8 shows the efficiency data for a Buck converter with the state-of-art silicon FETs and GaN FETs. Without the overlapped driving, the GaN efficiency is even worse than silicon; with overlapped driving, the efficiency can be significantly improved. The paralleled Schottky can also achieve better efficiency than the no overlapped case. These two methods can be applied to both enhancement mode and depletion mode GaN transistors. In addition, the body-diode of silicon device is a minority carrier, which has a reverse recovery charger during the deadtime; whereas, the GaN transistor does not contain minority carriers during the dead-time, which eliminates the reverse recover charge.
D. Packaging and Layout Parasitics
As shown in Fig.1 , the low voltage enhancement mode and depletion mode GaN transistors are both using same LGA package. For the package parasitics aspect, compared with the common low voltage MOSFET package types: SO-8, LFPAK, and DirectFET, the LGA package has much smaller parasitic inductance and resistance. The low parasitics give GaN transistors the capability of fast switching; hence GaN transistors are suitable for high frequency operation. The parasitics FEA simulation results for these packages are listed in Table 1 . Besides the parasitics from the device package itself, the circuit layout parasitics are also critical for high frequency operation. When designing a high frequency converter, it has been shown that reducing the package parasitics can improve circuit performance. Fig.9 shows the major parasitics loops of a synchronous Buck converter. This high frequency power loop contains input capacitors, top switch, and bottom switch. The parasitic inductance of this high frequency power loop significantly impacts the switching speed of devices, peak drain to source voltage spike, and the efficiency of converter [15] [16] . Generally, the larger loop parasitics inductance, the higher power loss. Therefore, the parasitics loop inductance has to be minimized when design a high frequency converter. 
III. HIGH POWER DENSITY HIGH FREQUENCY POL MODULE DESIGN
In 2010, IR released the iP2010 and iP2011 family of commercial integrated power stage products utilizing IR's GaN-based power device technology platform [17] . The iP2010 and iP2011 integrate a fast driver IC matched to a multi-switch monolithic GaN-based power device. The monolithic integration of two GaN transistors further minimizes the common source inductance to 0.1 nH.
In order to push the operation frequency to high level and also reduce the power loop parasitic inductance, IR proposed a new double-side structure as shown in Fig.10 . In this structure, the input capacitors are placed right on top of the monolithic integrated GaN device and connected by vias. The thickness of PCB substrate is only 0.6 mm; therefore, the power loop area (shown in red) is small, and the loop inductance L LOOP is only 0.2 nH. With this structure, this module can work at up to 10 MHz switching frequency. [12] However, IR's GaN module requires an external output inductor. In order to achieve high power density, the output inductor has to be integrated with the active components. This double-side structure is not suitable for inductor assembling because the drive IC and input capacitors are on the top, and they are not at the same level. A new structure is proposed to solve this issue as shown in Fig.11 . In this structure, the drive IC and input capacitors are all move to the same side with the GaN device and leave the other side clean, thus the inductor can be assembled easily. This structure solves the integration issue; however, after removing all components into one side, the power loop area is increased too. As shown in Fig.12 , the power loop inductance is increased from 0.2 nH to 1 nH. The simulation result shows that the power loss will increase 0.79 W for a 5 MHz, 15 A converter. In order to reduce the power loop inductance, the "shield layer" is implemented in the design. Fig.13 shows the concept of reducing loop inductance by utilizing a shield layer. The power loop current I generates flux Φ, which will generates the opposite direction eddy current in the shield layer; then, this eddy current also generates flux Φ' which cancels with flux Φ. Therefore, the loop inductance can be reduced. By inserting the shield layer, the power loop inductance can be significantly reduced from 1nH to 0.28 nH for the PCB substrate. Furthermore, with careful layout, the complete ground plane can also serve as the shield layer.
Because there is no extra layer for shielding, it reduces the whole module thickness and the complexity of integration.
The direct bond copper (DBC) substrate is also chose in this work for better thermal performance. The traditional PCB has an epoxy to isolate the copper layers, which has a very poor thermal conductivity of 0.2W/m°K. The DBC uses a ceramic substrate to isolate the copper layers. The ceramic substrate used in this work is alumina and has a thermal conductivity of 24-28 W/m°K. Alumina was chosen as the ceramic for this work because of its low cost and high mechanical stability.
The footprint and part layout of the PCB and DBC designs are identical but there are some differences in the designs: the number of copper layers and the distance between these copper layers. The PCB and DBC substrates for IR's GaN module designs are compared in Table II , for the DBC design case the number of copper layers was reduced from 6 to 2 layers and the distance between copper layers was increased from 5 to 10 mils. Inner layer distance (mils) 5 10 The other factor which will impact the flux cancellation effect is the distance between active layer and the shield layer. Fig.14 shows the eddy current FEA simulation results for 40mil and 10 mil thickness DBC substrates. It is clear that the 10 mil DBC has stronger flux canceling effect than the 40 mil DBC, hence the lower power loop inductance. By reducing the ceramic thickness from 40 mil to 10 mil, the power loop inductance can be further reduced from 0.67 nH to 0.35 nH. It is a clear trend that the closer the power loop and shield layer can be, the smaller power loop inductance. However, 10 mil of thickness is the minimum for DBC substrate can be, thinner than 10 mil will be too fragile to be manufactured.
However, for the PCB substrate, this distance can be reduced to 5 mil, and the power loop inductance can be further reduced to 0.28 nH. Therefore, the PCB design has better efficiency than DBC design. Fig.15 shows the efficiency comparison between PCB and DBC substrate modules at 2 MHz and 5 MHz operation frequency. In order to maximize the power density and reduce the converter footprint, the output inductor is designed to fit on the backside of the active layer [18] . Shown in Fig. 16 are the low profile LTTC inductors designed for the depletion mode GaN modules for operation frequency 2 to 5 MHz. All these inductors are designed based on 60% ripple of output current and the two-turn structure. At 5 MHz, the required inductance is only 36 nH and the thickness is only 1 mm, which only needs 20 layers of LTCC tape. It reduces the cost while increase the power density. As shown in Fig.11 , the 3D integration process for GaNbased modules includes the following steps: (1) solder the GaN transistors, driver, capacitors, and input/output pins with the substrate; (2) solder two pins on the other side of substrate for inductor assembling; (3) add one thermal interface material (TIM) layer for electrical isolation, thermal conduction, and coefficient of thermal expansion (CTE) matching between active layer and inductor; (4) put the LTCC inductor with the bottom copper trance on top of TIM layer; (5) solder the top copper traces with pins; (6) curing the module at 150 degree C for an hour to solidify the TIM layer. Fig.17 shows the single phase GaN POL Modules with both PCB and DBC substrates. These two modules have same 85 mm 2 foot-print, same 10 A maximum current, and same power densities as shown in Fig.18 . For 12 V to 1.2 V conversion, 790 W/in 3 can be achieved at 5 MHz. Efficiencies are tested with different inductors at different frequency. Fig.19 shows the efficiency data for PCB substrate module. It can achieve 89% full load efficiency at 2 MHz and 86% at 5 MHz. In order to further improve the current level and power density, the interleaved two-phase module is also designed. The two-phase module doubles the maximum current, but keeps the same efficiency as the single-phase module. Fig. 20 shows the two-phase modules, the footprint is 150 mm 2 , and the maximum current is 20 A. Because the two phases are interleaved, the two output inductors can be coupled together. Flux of each phase inductor in the coupled inductor are canceled, hence the core thickness can be reduced [19] . As a result, the two-phase module can achieve a higher power density than the single-phase module. Fig.21 shows the power densities comparison between single phase and two phase modules. At 5 MHz, the interleaved two phase module can achieve 1000 W/in 3 power density. The efficiency data for the two phase module with DBC substrate is shown in Fig.22 . In this paper, the design of a high frequency, high power density 3D integrated GaN based POL module is introduced. It also explores the enhancement mode and depletion mode GaN transistors and their characteristics. EPC's enhancement mode GaN transistor has small driving voltage margin hence needs careful driving circuit design. The turn-on resisters are usually added in the driver to suppress the ringing, however, it also limits the maximum operation frequency. The depletion mode GaN transistor offers much safer driving; there are plenty of margins for driving voltage. No turn-on resisters are needed any more; hence it can be switched at much higher frequency. GaN transistors LGA packaging reduces the parasitics, make it suitable for high frequency operation. However, the circuit layout parasitics become the barrier for high frequency and high efficiency operation. Reducing the high frequency power loop inductance can significantly improve the module performance. With the proper designed shield layer, the loop inductance can be reduced.
IV. HARDWARE DEMONSTRATION
The final demonstrations are single phase and two phase modules that can operate at up to 5 MHz. These two modules can achieve 3 to 5 times of power density but still similar efficiency as the commercial modules. Fig. 23 shows the power density map of the current products and research for similar applications. 
